How to disable AT&T/enable Intel syntax in lazarus debug window?
By default Lazarus shows x86/x64 assembly using the awful (horrible) AT&T syntax.
How do I make it display the Intel syntax that sane people use?
Solution
Luckily there is an option.
Goto tools->Options->Debugger->General
In the section Debugger_Startup_Options paste:
-eval-command="set disassembly-flavor intel"
Restart lazarus and sanity has been restored.
Much better....
- Push and Pop on AMD64
- Number of memory accesses
- Can gcc compile x86 assembly or just link it?
- How to populate a 64-bit register with duplicate byte values?
- Address size on PlayStation 3/PowerPC
- Why does a std::atomic store with sequential consistency use XCHG?
- x86 MUL Instruction from VS 2008/2010
- LDAXRB and STXRB instructions - what is the "exclusive access to the memory address" in ARM64?
- How to use shifter operands in GNU arm assembly syntax?
- QtSPIM: Explanation for code shown without loading program
- In ARM Cortex, the stack pointer increases instead of decreasing when allocating space for a local variable
- What are the best instruction sequences to generate vector constants on the fly?
- Replace digit with a word and write to a file using assembler 8086
- Angr unconstrained state has the same address as a found state
- What would happen if the CS segment register is changed? (And how would you do so?)
- Why are we switching segments while calculating string length?
- How to fix: (cannot have implicit far jump or call to near label) and (use a register assumed to ERROR)
- Is this inline asm correct for bitcasting int as float?
- Run a given program by user
- Assembly x86 to C
- gcc command for keeping addresses as they were?
- Tool to Debug Guest OS in Virtual Box
- Disassembly view of C# 64-bit Release code is 75% longer than 32-bit Debug code?
- Programming arrays in LMC
- Why modern calling conventions pass variadic arguments in registers?
- cross compile (arm-none-eabi-as) arm assembly error "junk at end of line /" or undefined symbol
- Understanding Memory Controller RPQ/WPQ ordering guarantees for loads and ntstores
- How to sum up all ascii values of elements in a stack in assembly x86
- INC instruction vs ADD 1: Does it matter?
- Issue with DWARF DIE's and tracking variables