Synopsys design compiler- view datapath extraction results
I am using Synopsys Design Compiler(SDC) for synthesis with compile_ultra. This option does advanced datapath extraction which basically tries to group(or chain) together as many arithmetic operations as possible and then uses carry-save arithmetic in order to efficiently implement this chain of operations. This is described in SDC user guide. The optimization supposedly leaves behind a description of the extracted datapath in binary files. I am pointing out these in the following screenshot. Is there a way to see what these files contain and figure out what datapath was finally produced by SDC ?
add_304_64_DP_OP_283_2056 is the name of the extracted datapath(as shown in the report_resources output at the beginning of the image). The corresponding had_unwound8_add_304_64_DP_OP_283_2056_0.a.e and had_unwound8_add_304_64_DP_OP_283_2056_0.b.e files are dumped by SDC.
Note: Cross posted from electronics stackexchange since it did not find enough purchase there.
The files contained in dwsvf folder (*.a.e and *.b.e) are produced for downstream tools for Equivalence Checking(EC) such as Fomality. THe format of these files are open source standard provided by Synopsys and is named V-SDC. Those files are intended to provide information about the generated datapaths to EC tools in order to speedup the EC process.
In order to view the details of the datapaths generated, report_resources command can be used in DC.
- VHDL error, unsigned on the LHS and RHS of assignment
- Converting 8 bit binary to BCD value
- Generate random values in VHDL function
- VHDL Type Conversion Error: cannot convert type "universal_integer" to type "MemoryArray"
- Port mapping only working in some entities
- VHDL compiler exiting error
- Vivado VHDL: attribute 'stable not implemented
- VHDL signal not assigned in every case statement
- Error when trying to read binary file in VHDL
- Mismatch between behavioral simulation and post-synthesis functional simulation in vivado
- What is the utility of a "clock'event" if the sensitivity list has a single signal and is tested at 1?
- Why am I not able to write to/read from custom AXI lite peripheral's registers
- Verilog slice direction differs from VHDL
- My counter "4-digit BCD Counter" does not work well!
- With the MESI protocol, a write hit also stalls the processor, right?
- Compiling VHDL file with ```ghdl -a``` encountered error ```ghdl:error: installation problem: ghdl1-llvm not found```
- VHDL if statement precedence
- Generate read-address and write address for zig-zag scan of NxN matrix
- Where to force xilinx ISE to use block-rams?
- FPGA efficient (a)synchronous resets
- Can an embedded configuration be used for an instance inside a generate?
- Weak 'H', Pullup on inout bidirectional signal in simulation
- VHDL Coding .. conversion from integer to bit_vector
- Viterbi Decoder VHDL project
- Timing simulation in Vivado giving an error
- When should I use a function over a procedure?
- VHDL-2008 to_01 conversion
- Uninitialized signal value for unknown reason
- Representing 2 binary digits in hex for vhdl
- Convert enum type to std_logic_vector VHDL