How do I verify readback data on a Xilinx Virtex 5?
I know it talks about it in the configuration guide, but it seems like a pain to verify it visually. Are there any tools available to automatically verify readback data?
According to both the 7-series and Virtex 5 Configuration guides, there are two methods of verifying readback data.
- Compare the data with the RBD and MSD generated by Xilinx
- Compare the data with the bitfile and MSK.
In general the first method is easier since you don't have to spend the time to find out how the data is aligned. Xilinx says this:
The simplest way to verify the readback data stream is to compare it to the RBD golden readback file, masking readback bits with the MSD file. This approach is simple because there is a 1:1 correspondence between the start of the readback data stream and the start of the RBD and MSD files, making the task of aligning readback, mask, and expected data easier.
The RBD and MSD files contain an ASCII representation of the readback and mask data along with a file header that lists the file name, etc. This header information should be ignored or deleted. The ASCII 1s and 0s in the RBD and MSD files correspond to the binary readback data from the device. Take care to interpret these files as text, not binary sources. Users can convert the RBD and MSD files to a binary format using a script or text editor, to simplify the verify procedure for some systems and to reduce the size of the files by a factor of eight.
So, really you just need a simple program that converts the ASCII to binary and then compare it with the readback data. I haven't been able to find any tools that do this online (although it is relatively simple to do), so I've made a simple open-source tool in C to help out. You can get it here:
- SystemVerilog inheritance, aggregated classes and parent function call
- When should I use a function over a procedure?
- How to program Lattice iCE40 ultra with a microcontroller
- How to test PS/2 device
- VHDL Hierarchical Reference within/to Generate Statement(s)
- Is it possible to tie ports high always high outside of top module?
- Vivado Error: [DRC MDRV-1] Multiple Driver Nets
- How to initialize contents of inferred Block RAM (BRAM) in Verilog
- PCIe BAR access
- IO placement is infeasible error in Vivado
- Verilog module always going to default case when assigning value to input
- Can SYSCLK be included in FPGA Xilinx vivado testbenches?
- Quartus-FPGA: Disable Path Optimization
- VHDL 10^x LUT With-Select
- How to initialize coefficients of a large digital filter in Verilog?
- Yosys optimizes away ring oscillator on ice40 FPGA
- how to add python in xilinx vitis
- Determine if a module in SystemVerilog is synthesizable
- Verilog: mapping an memory array
- pci_enable_device() fails after remove/rescan
- Is it possible to restrict UDP packets being sent to an FPGA to a single host?
- Module that converts ASCII to 7-segment display using FPGA
- Should my PC recognize my Arty A7-100T FPGA?
- VHDL: using rising_edge with normal signals
- How many additions operation can be performed instead of single multiplication in FPGA?
- FPGA Fancy flowing light, digital tube display?
- What is "strictly control signal" and Why is its input unconstrained?
- Is it possible to fill an array with a single operation?
- Full Adder output always set to X
- Verilog state machine state/next_state style