Difference between single and double precision instructions
We all know that MIPS FPU has two precisions, single or double. When I looked it in the instruction set, I found for a same operation, the instruction for single precision and double precision have no different.
For example, here from the MIPS Architecture For Programmers Volume II: , the instruction ADD.fmt 
No matter it is double or single precision, the operand and function code are both same. How decoder know it is a single or double precision instruction? Or any hidden information in the 5-bit fmt region? I can not find any good answers from google, can someone explain how this instruction works?
The MIPS documentation has details on this, under "FPU Operand Format Field". The fmt field contains that specific data.
The fmt field is 5 bit length and it can take the following values:
0-15: reserved
16: single
17: double
18-19: reserved
20: word
21: long
22-31: reserved
Word and Long are Unimplemented for ADD.S and ADD.D.
- QtSPIM: Explanation for code shown without loading program
- MIPS which of these instructions deals with unsigned vs signed numbers (add, addi, addiu, addu) vs (lhu, lbu)
- How is the address calculated for accessing data in MIPS data memory?
- MIPS architecture perform an instruction called swap
- How to Calculate Jump Target Address and Branch Target Address?
- MIPS Pseudo istructions, replacements
- Are variables of type .double stored on two registers?
- Why LI becomes LBU opcode after MIPS assembler
- Use Python to simulate sending user input to SPIM
- MIPS Program that shows the lowest of 3 user-inputted integers, doesn't register negative numbers
- Usage of recursion with array in MIPS
- Determining the amount of stalls needed for MIPS program
- MIPS quicksort an array
- In shift left instruction, why is rt used as source register instead of rs?
- Understanding LW in MIPS
- What does lw and bne in this situation mean?
- Are data memory and instruction memory in data path L1 caches?
- reading and printing an integer in Qtspim
- How to check the Rest in a Floating point division in MIPS?
- Why does the Stack Pointer in MIPS Typically Start at 0x7FFFFFFC but not 0x80000000?
- How to free the heap memory in MIPS
- Cause register's value in MIPS32 architecture
- Mars MIPS Simulator not functioning, installation issues?
- How to load memory address without using pseudo-instructions?
- Implementing beq instruction to a simple control unit in logisim
- Validating User Integer Input in MIPS Assembly
- Is there a ruleset on when forwarding in MIPS takes place?
- How to set buttons and leds using addresses in mips assembly?
- MIPS pipeline avoids some data hazards by doing write-back in the first half cycle? Do other stages run in half-cycles?
- How to find signal values after an instruction is executed in a single-cycle 32-bit MIPS processor?