Big size array in Vivado_HLS?

Is it possible to have an big size array like arr[200000] as output in top function of Vivado_HLS.

Solution

Yes BUT:

which kind of "type" are the elements of the array? int? char? a single bit?
which kind of interface do you want to use? if you want pass all the elements at the same time, the operation may be impossible because maybe you don't have enough space on the fpga. If you are using a streaming or serial interface you can do this.

Normally you don't have this kind of limitation but you should evaluate, case by case, what is the best solution with the hardware that you have.

Vitis HLS change of datatype makes variable unused
Vivado VHDL: attribute 'stable not implemented
Mismatch between behavioral simulation and post-synthesis functional simulation in vivado
Xilinx Vivado 2023 IP block design issue: Unable to connect output of RTL module to AXI GPIO output that is connected to LED
Why am I not able to write to/read from custom AXI lite peripheral's registers
Verilog slice direction differs from VHDL
D-type Flip Flop - Behavioral vs Gate-Level Modeling in Verilog, Timing of state transitions
Is CRC Calculation Faster on Xilinx Alveo U280 FPGA Using a Custom Algorithm or a Lookup Table?
Timing simulation in Vivado giving an error
Is it possible to tie ports high always high outside of top module?
Vivado Error: [DRC MDRV-1] Multiple Driver Nets
How to fix [Common 17-1293] error in Xilinx Vivado?
How to initialize contents of inferred Block RAM (BRAM) in Verilog
Design with MicroBlaze has more instantiated block-RAMs than device capacity. Consider targetting to a different part
IO placement is infeasible error in Vivado
Can SYSCLK be included in FPGA Xilinx vivado testbenches?
How to initialize coefficients of a large digital filter in Verilog?
xparameters.h not generating BRAM parameters
VHDL Vivado: Can I make a variable std_logic_vector from separate std_logic inputs in the test bench?
Timing closure problems in FIFO
Simulation contradiction using the same Vivado block ram IP
Xilinx Vivado schematic for if else statements
FPGA Fancy flowing light, digital tube display?
How to get Vivado to properly respect recursive module instantiation?
Full Adder output always set to X
How to launch and automatically feed commands to a software console?
carry look ahead adder verilog
'case item is unreachable' in Vivado synthesis process
expression has 16 elements; expected 17 elements
if-else condition for custom libraries in VHDL