"Memory limits" using sw in mips
Lets say i have the following command in MIPS:
sw $t0, 0($sp) # $sp=-4
Does that mean that the register $t0 is saved from 0 to -3 byte or from -4 to -7 byte ?
Stack growing downward in memory to make space for new data to be saved. The stack pointer $sp point to the top of stack.
The stack pointer $sp starts at a high memory address and decrements to expand as needed. Figure (b) shows the stack expanding
to allow two more data words of temporary storage. To do so, $sp decrements by 8 to become 0x7FFFFFF4. Two additional data words,
0xAABBCCDD and 0x11223344, are temporarily stored on the stack.
So in your case if I understand your question well the sw is word- addressable and the word will be stored on that location in memory which $sp point to. In case you store the next word it must have an offset of 4.
[Harris&Harris]
UPDATE
Take this example when you use lb
Say you have this word 0x23456789
when using lb $s0,1($0) After the load byte instruction, lb $s0, 1($0),
$s0 would contain 0x00000045 on a big-endian system and 0x00000067 on a
little-endian system.[Harris&Harris]
- Handling Precise Exceptions in Tomasulo
- Boost.asio compilation problem: undefined reference to `__sync_add_and_fetch_8
- Is my MIPS compiler crazy, or am I crazy for choosing MIPS?
- Build a Cross Compiler
- QtSPIM: Explanation for code shown without loading program
- What is the effect of the assembler directive `.global`
- Is the mno-mul option still supported in the mips compiler?
- qemu-system-mips: Available memory much smaller than configured
- What's the relative speed of floating point add vs. floating point multiply
- MIPS which of these instructions deals with unsigned vs signed numbers (add, addi, addiu, addu) vs (lhu, lbu)
- How is the address calculated for accessing data in MIPS data memory?
- MIPS architecture perform an instruction called swap
- How to Calculate Jump Target Address and Branch Target Address?
- MIPS Pseudo istructions, replacements
- Are variables of type .double stored on two registers?
- Why LI becomes LBU opcode after MIPS assembler
- Use Python to simulate sending user input to SPIM
- MIPS Program that shows the lowest of 3 user-inputted integers, doesn't register negative numbers
- Usage of recursion with array in MIPS
- Determining the amount of stalls needed for MIPS program
- MIPS quicksort an array
- In shift left instruction, why is rt used as source register instead of rs?
- Understanding LW in MIPS
- What does lw and bne in this situation mean?
- Are data memory and instruction memory in data path L1 caches?
- reading and printing an integer in Qtspim
- How to check the Rest in a Floating point division in MIPS?
- Why does the Stack Pointer in MIPS Typically Start at 0x7FFFFFFC but not 0x80000000?
- How to free the heap memory in MIPS
- Cause register's value in MIPS32 architecture