Automatic syntax checking in Vivado doesn't work for testbenches?

When I edit a VHDL testbench (simulation source) in Vivado (project mode), background syntax checking seems to be disabled: Obvious syntax errors like missing semicolons or undefined signals are not underlined with a squiggly red line (as in all design sources).

Is there a way to activate automatic background syntax checking for test benches? Could there be another reason why some files are not syntax-checked?

Solution

This seems to be missing feature: Xilinx Forums: No-syntax-highlighting-for-VHDL-testbenches

Procedure call through different packages in VHDL
How to form a Qualified Expression of an Array Type with a Single Element?
VHDL error, unsigned on the LHS and RHS of assignment
Converting 8 bit binary to BCD value
Generate random values in VHDL function
VHDL Type Conversion Error: cannot convert type "universal_integer" to type "MemoryArray"
Port mapping only working in some entities
VHDL compiler exiting error
Vivado VHDL: attribute 'stable not implemented
VHDL signal not assigned in every case statement
Error when trying to read binary file in VHDL
Mismatch between behavioral simulation and post-synthesis functional simulation in vivado
What is the utility of a "clock'event" if the sensitivity list has a single signal and is tested at 1?
Why am I not able to write to/read from custom AXI lite peripheral's registers
Verilog slice direction differs from VHDL
My counter "4-digit BCD Counter" does not work well!
With the MESI protocol, a write hit also stalls the processor, right?
Compiling VHDL file with ```ghdl -a``` encountered error ```ghdl:error: installation problem: ghdl1-llvm not found```
VHDL if statement precedence
Generate read-address and write address for zig-zag scan of NxN matrix
Where to force xilinx ISE to use block-rams?
FPGA efficient (a)synchronous resets
Can an embedded configuration be used for an instance inside a generate?
Weak 'H', Pullup on inout bidirectional signal in simulation
VHDL Coding .. conversion from integer to bit_vector
Viterbi Decoder VHDL project
Timing simulation in Vivado giving an error
When should I use a function over a procedure?
VHDL-2008 to_01 conversion
Uninitialized signal value for unknown reason