Synopsys VCS message severity change from warning to error

I want to change the severity of a VCS message from warning to error.

E.g.:

Warning-[TMR] Text macro redefined

I want to change TMR to Error severity instead of warning.

Please suggest me a way of doing this. Where am I supposed to do this setting?

Solution

You should add the next flag to your VCS command: -error="TMR"

How to fix multiple driver and combinational loop problems?
FSM stuck at one state
Signed multiplication: multiplying numbers of different sizes?
verilog LRM 23.3.3.1 connecting output to output
Does Verilog support short circuit evaluation?
Why does APB testbench not send data into the prdata register?
Bidirectional simulation of nmos/pmos in Verilog
Anonymous struct export to top
How to define an enum type and include it in multiple modules?
Verilog parsing between logical and bitwise not (!/~)
Empty statement in verilog that requires a semicolon?
Cannot get yosys to infer BRAM
Why the test bench module doesn't work as intended?
Simulation error in modelsim ACTEL6.6d: Illegal output or inout port connection
What is the reason for this error in ModelSim for my Verilog code? (string_literal.v(3): near ";": Syntax error.)
Cadence IUS simulator options
Usage of 'begin/end' in design modules
How to fix this part-select error? Illegal operand for constant expression
How to implement HDMI pass-through on XILINX FPGA (Artix-7)
Find minimum in array of numbers using Verilog for Priority Queue implementation
LED Sequence on Basys3 with Verilog
Is it possible to create task within interface for specific modport?
Formal verification of synchronous FIFO with failing SystemVerilog assertion
Connecting output of 4-bit counter to Hex to 7-Seg decoder and creating testbench
Weird Behavior of buffers in modelsim simulation
Why the memory content is not read? - verilog digital system design
I see undefined output sequences reading a memory in simulation
Vivado behavioral simulation results differ on different PCs, but synthesis results are the same
Binary - BCD convertor works in sim, but does not work on FPGA
Does the SystemVerilog standard allows mixing with Verilog files?