How to specify height of waveform in Modelsim/Questasim?
I'm using QuestaSim 70.7b; And I can not change the height of waveform signal.. I've tried many options, like this:
add wave -radix hex -format analog-step -scale 100 -height 100 -color gold /bin_top_tb/clk
But nothing happen, just height of the name signal is changed, like shown below
*thanks to dave_59, to change the height you should go to Tools -> Edit Preferences and change WaveFont and then footerFont exactly at such sequence, then click apply and ok.
Solution
There's no way to change the height of individual digital signal. You use the main preferences to select a larger Wave Window text font, and the size of the waveform gets scaled to match the wave label.
- How to fix multiple driver and combinational loop problems?
- FSM stuck at one state
- Signed multiplication: multiplying numbers of different sizes?
- verilog LRM 23.3.3.1 connecting output to output
- Does Verilog support short circuit evaluation?
- Why does APB testbench not send data into the prdata register?
- Bidirectional simulation of nmos/pmos in Verilog
- Anonymous struct export to top
- How to define an enum type and include it in multiple modules?
- Verilog parsing between logical and bitwise not (!/~)
- Empty statement in verilog that requires a semicolon?
- Cannot get yosys to infer BRAM
- Why the test bench module doesn't work as intended?
- Simulation error in modelsim ACTEL6.6d: Illegal output or inout port connection
- What is the reason for this error in ModelSim for my Verilog code? (string_literal.v(3): near ";": Syntax error.)
- Cadence IUS simulator options
- Usage of 'begin/end' in design modules
- How to fix this part-select error? Illegal operand for constant expression
- How to implement HDMI pass-through on XILINX FPGA (Artix-7)
- Find minimum in array of numbers using Verilog for Priority Queue implementation
- LED Sequence on Basys3 with Verilog
- Is it possible to create task within interface for specific modport?
- Formal verification of synchronous FIFO with failing SystemVerilog assertion
- Connecting output of 4-bit counter to Hex to 7-Seg decoder and creating testbench
- Weird Behavior of buffers in modelsim simulation
- Why the memory content is not read? - verilog digital system design
- I see undefined output sequences reading a memory in simulation
- Vivado behavioral simulation results differ on different PCs, but synthesis results are the same
- Binary - BCD convertor works in sim, but does not work on FPGA
- Does the SystemVerilog standard allows mixing with Verilog files?