Flash / Run Altera Cyclone IV with OpenOCD
I would like to run an Altera Cyclone IV IP with OpenOCD. No matter what file I need from quartus, but the execution should be done by OpenOCD. I am currently trying to do it with a sof file. The one that quartus uses for the programmer.
Additional hints to flash it are also welcome.
Is the .sof file the correct one to use with openbcd?
My board is a "Altera Cyclone IV FPGA Learning Board EP4CE6E22C8N and USB Blaster Programmer" Brand is [zrTech]
In Quartus this configuration works for executing it (sof file) sometimes, also not every time.
But when it started working it continues doing so:
That is what I currently collected what seems to be fine (except comments):
altera_ep4ce6e22.cfg :
interface usb_blaster
usb_blaster_lowlevel_driver ftdi
transport select jtag
set CHIPNAME ep4ce6mb
set FPGA_TAPID 0x020f10dd
jtag newtap $CHIPNAME tap -irlen 10 -ircapture 0x01 -irmask 0x3 -expected-id $FPGA_TAPID
##no errors but not sure about those
pld init
init
## Some stuff I tried with the errors of the results ###
#pld load 0 project.sof ###Error: invalid subcommand "load 0 project.sof"
#program project.sof ###Error: ** Unable to reset target **
In that state above this is the output I get (command waits there - it does not return):
###: openocd -f altera_ep4ce6e22.cfg
Open On-Chip Debugger 0.10.0
Licensed under GNU GPL v2
For bug reports, read
http://openocd.org/doc/doxygen/bugs.html
Warn : Adapter driver 'usb_blaster' did not declare which transports it allows; assuming legacy JTAG-only
Info : only one transport option; autoselect 'jtag'
Warn : Transport "jtag" was already selected
Info : usb blaster interface using libftdi
Info : This adapter doesn't support configurable speed
Info : JTAG tap: ep4ce6mb.tap tap/device found: 0x020f10dd (mfg: 0x06e (Altera), part: 0x20f1, ver: 0x0)
Info : 'pld init' has already been called
Warn : gdb services need one or more targets defined
Any Idea what I have to do to make this work?
Thanks for any help.
As far as I know, OpenOCD doesn't support programming sof files (these are a proprietary Altera format) directly.
Instead, generate an SVF file from Quartus (see https://www.intel.com/content/www/us/en/programmable/support/support-resources/knowledge-base/solutions/rd07222008_677.html) and use the OpenOCD svf command to program it.
- Vitis HLS change of datatype makes variable unused
- Fifo initialization and data transmission in Vitis
- Declaring variables in Verilog for loop
- Yosys/nextpnr timing report for Lattice ECP5 FPGA?
- Mismatch between behavioral simulation and post-synthesis functional simulation in vivado
- Why am I not able to write to/read from custom AXI lite peripheral's registers
- Where to force xilinx ISE to use block-rams?
- SystemVerilog inheritance, aggregated classes and parent function call
- When should I use a function over a procedure?
- How to program Lattice iCE40 ultra with a microcontroller
- How to test PS/2 device
- VHDL Hierarchical Reference within/to Generate Statement(s)
- Is it possible to tie ports high always high outside of top module?
- Vivado Error: [DRC MDRV-1] Multiple Driver Nets
- How to initialize contents of inferred Block RAM (BRAM) in Verilog
- PCIe BAR access
- IO placement is infeasible error in Vivado
- Verilog module always going to default case when assigning value to input
- Can SYSCLK be included in FPGA Xilinx vivado testbenches?
- Quartus-FPGA: Disable Path Optimization
- VHDL 10^x LUT With-Select
- How to initialize coefficients of a large digital filter in Verilog?
- Yosys optimizes away ring oscillator on ice40 FPGA
- how to add python in xilinx vitis
- Determine if a module in SystemVerilog is synthesizable
- Verilog: mapping an memory array
- pci_enable_device() fails after remove/rescan
- Is it possible to restrict UDP packets being sent to an FPGA to a single host?
- Module that converts ASCII to 7-segment display using FPGA
- Should my PC recognize my Arty A7-100T FPGA?