chart speed labview FPGA reading signal
Im reading a sine wave from a wave generator with a Labview FPGA code, when the frequency is around 1Hz, this is what I read (as expected)
However when I increase the frequency, this happens.
I see that the ticking speed does not change, so I think it would be solved if it accelerated just as much as I needed to match my sine wave. Also, I passed the data through a FIFO and to a .txt file that I then plotted and I cant see the sine wave either, so its not only a problem of the chart display.
How can I control this?
PS. I checked my hardware and it supports 50 MS/s, so it should not be a problem to nicely read a 10 Hz sine wave. In particular, Im using the NI 5751 ADC, FPGA 7951R, PXI 1071 chassis.
This is the code
You are seeing Aliasing of the data being presented in your waveform.
In this case it is due to a significant under-sample rate of the data that is being passed up to your waveform. As @Kerghan mentioned, the primary issue here appears to be that your data rate for grabbing is not correctly related for the data sampling you are trying to see. I would suggest that if you are trying to see a 10 Hz waveform you should be using a minimum display rate of 20 Hz ( 50000 uS ).
As an aside, you have fallen into a traditional LabVIEW trap for developers coming from text based languages. I would recommend that you remove the Flat Sequence Structure from the code, as this is enforcing the following logic:
- Wait X uS of time
- THEN read data from the AI If the time taken to read the data and write to the DMA is non-zero, your timing will be off by just the slightest amount and it will be very hard to tell why.
- Why am I not able to write to/read from custom AXI lite peripheral's registers
- Where to force xilinx ISE to use block-rams?
- SystemVerilog inheritance, aggregated classes and parent function call
- When should I use a function over a procedure?
- How to program Lattice iCE40 ultra with a microcontroller
- How to test PS/2 device
- VHDL Hierarchical Reference within/to Generate Statement(s)
- Is it possible to tie ports high always high outside of top module?
- Vivado Error: [DRC MDRV-1] Multiple Driver Nets
- How to initialize contents of inferred Block RAM (BRAM) in Verilog
- PCIe BAR access
- IO placement is infeasible error in Vivado
- Verilog module always going to default case when assigning value to input
- Can SYSCLK be included in FPGA Xilinx vivado testbenches?
- Quartus-FPGA: Disable Path Optimization
- VHDL 10^x LUT With-Select
- How to initialize coefficients of a large digital filter in Verilog?
- Yosys optimizes away ring oscillator on ice40 FPGA
- how to add python in xilinx vitis
- Determine if a module in SystemVerilog is synthesizable
- Verilog: mapping an memory array
- pci_enable_device() fails after remove/rescan
- Is it possible to restrict UDP packets being sent to an FPGA to a single host?
- Module that converts ASCII to 7-segment display using FPGA
- Should my PC recognize my Arty A7-100T FPGA?
- VHDL: using rising_edge with normal signals
- How many additions operation can be performed instead of single multiplication in FPGA?
- FPGA Fancy flowing light, digital tube display?
- What is "strictly control signal" and Why is its input unconstrained?
- How do I represent large delays in Verilog?