This performs the Or8Way function, Why is the or1out[1] 0?
Shouldn't it be 1 ( 1or1 = 1; 1or0 = 1)
Solution
Or8way takes a 8bit bus as input and outputs a single bit bus. That bit is 1 if any of the bits in the input are 1, and 0 if all of the bits in the input are 0. Thus, there really is no or1out[1]. There is only or1out, a single-bit signal.
You can confirm this by looking at the definition comment for Or8Way:
/**
* 8-way Or:
* out = (in[0] or in[1] or ... or in[7])
*/
- Error (10170): HDL syntax errors in Quartus (HDL)
- Accessing Verilog genvar generated instances in simulation code
- reg qb; cannot be driven by primitives or continuous assignment
- Comparison error when implementing a MUX gate in nand2tetris
- ShiftRegister Verilog HDL Output giving xxxxxxx
- Can't see anything when accessing RAM contents in simulation
- How to implement clock into Program Counter?
- Parity checker in verilog only calculates a result once
- Sub bus of an internal node may not be used. Nand2tetris hdl error while making the RAM8 chip in project3
- Random constraints on array of structure elements
- How can I schedule multiple inputs into an instantiated SystemVerilog module?
- How can I declare an output of a module to be a decimal number instead of a single bit?
- Parallel shift of 4-bits by 1 clock cycle, simulation of delay on Verilog
- Elegant Way To Compress If/Elsif Statements into Single For Loop Statement in VHDL
- Why is "Set as Top-Level Entity" grayed out in quartus?
- sel[1] and sel[2] have different bus widths error when trying to build and 8 way demux using the nand2tetris HDL
- Verilog testbench code using gEDA and iVerilog
- How do I represent large delays in Verilog?
- What is the difference between == and === in Verilog?
- Full Adder output always set to X
- Verilog state machine state/next_state style
- Dealing with arrays in HDL
- Why does my code keep triggering the default condition in case statement?
- HDLBits Dff8p - Reset not working when using a generate loop
- XXX on output ports
- Writing a counter to approximate a fraction with minimal error
- SystemVerilog array of interfaces with unique parameters
- Verilog/SystemVerilog: "constant" function is considered non-constant
- Whether the execution order is guaranteed when the statements in fork join_any and the statements following them are executed at the same time
- 4 bit adder-subtractor in verilog