How to change cases inside case structure LabVIEW FPGA
I've got simple code for generating different frequencies from Digital port of FPGA.
But it does not change the frequency during the execution.
If I stop the execution of the program and change the enum variable, the frequency will change. But inside running cycle it does not.
Solution
That is because you read enum value first, and then loop starts executing. So when you change enum while loop is running - it does not make any effect.
So you need to track changes of enum state in the loop (use shift register for this), and then stop it once value is changed.
But also, additional outer loop is needed - so when inner loop is stopped, outer loop will iterate once more, and inner loop will start execution with new frequency.
- Vitis HLS change of datatype makes variable unused
- Fifo initialization and data transmission in Vitis
- Declaring variables in Verilog for loop
- Yosys/nextpnr timing report for Lattice ECP5 FPGA?
- Mismatch between behavioral simulation and post-synthesis functional simulation in vivado
- Why am I not able to write to/read from custom AXI lite peripheral's registers
- Where to force xilinx ISE to use block-rams?
- SystemVerilog inheritance, aggregated classes and parent function call
- When should I use a function over a procedure?
- How to program Lattice iCE40 ultra with a microcontroller
- How to test PS/2 device
- VHDL Hierarchical Reference within/to Generate Statement(s)
- Is it possible to tie ports high always high outside of top module?
- Vivado Error: [DRC MDRV-1] Multiple Driver Nets
- How to initialize contents of inferred Block RAM (BRAM) in Verilog
- PCIe BAR access
- IO placement is infeasible error in Vivado
- Verilog module always going to default case when assigning value to input
- Can SYSCLK be included in FPGA Xilinx vivado testbenches?
- Quartus-FPGA: Disable Path Optimization
- VHDL 10^x LUT With-Select
- How to initialize coefficients of a large digital filter in Verilog?
- Yosys optimizes away ring oscillator on ice40 FPGA
- how to add python in xilinx vitis
- Determine if a module in SystemVerilog is synthesizable
- Verilog: mapping an memory array
- pci_enable_device() fails after remove/rescan
- Is it possible to restrict UDP packets being sent to an FPGA to a single host?
- Module that converts ASCII to 7-segment display using FPGA
- Should my PC recognize my Arty A7-100T FPGA?