Bidirectional simulation of nmos/pmos in Verilog
I am trying automatically generate Verilog from VLSI stick diagrams for logical output validation. The problem I am running into is that in general, transistors in VLSI are symmetrical, but the Verilog switch-level primitives each have a problem.
- nmos/pmos: Strictly unidirectional; source and drain are fixed. In reality, source and drain can change sides depending on the circuit state; the body is not connected to the source. See the example circuit below, in which the source and drain of transistor C depend on the states of A and B.
- tranif1/tranif0: Activation only depends on the gate, but it should depend on the source as well (nmos should only transfer 0 and pmos should only transfer 1).
So I need to combine the bidirectional feature of tranif0/tranif1 with the source dependency of nmos/pmos.
Does anyone have any suggestions for a workaround that accomplishes this without causing issues? It needs to be generally applicable since this is for automatic code generation. The Verilog does not need to exactly represent the topology of the diagram as long as it correctly produces its output. I'm not interested in analog effects, voltage drop, etc - this is a purely logic-level simulation.
A solution I've seen is converting MOS primitives directly connected to VSS/VDD as unidirectional nmos/pmos gates and the rest as tran gates. There may be more nuances using unidirectional gates when directly connected to other non-mos primitives like a buf gate.
- Bidirectional simulation of nmos/pmos in Verilog
- How to define an enum type and include it in multiple modules?
- Verilog parsing between logical and bitwise not (!/~)
- Empty statement in verilog that requires a semicolon?
- Cannot get yosys to infer BRAM
- Why the test bench module doesn't work as intended?
- Simulation error in modelsim ACTEL6.6d: Illegal output or inout port connection
- What is the reason for this error in ModelSim for my Verilog code? (string_literal.v(3): near ";": Syntax error.)
- Cadence IUS simulator options
- Usage of 'begin/end' in design modules
- How to fix this part-select error? Illegal operand for constant expression
- How to implement HDMI pass-through on XILINX FPGA (Artix-7)
- Find minimum in array of numbers using Verilog for Priority Queue implementation
- LED Sequence on Basys3 with Verilog
- Is it possible to create task within interface for specific modport?
- Formal verification of synchronous FIFO with failing SystemVerilog assertion
- Connecting output of 4-bit counter to Hex to 7-Seg decoder and creating testbench
- Weird Behavior of buffers in modelsim simulation
- Why the memory content is not read? - verilog digital system design
- I see undefined output sequences reading a memory in simulation
- Vivado behavioral simulation results differ on different PCs, but synthesis results are the same
- Binary - BCD convertor works in sim, but does not work on FPGA
- Does the SystemVerilog standard allows mixing with Verilog files?
- How to concatenate number (1'b1) and `define in a single statement
- Why am I not getting output after pass through design in testbench module driver and monitor?
- Implicit net-type declaration and `default_nettype
- Is there a way to condition on a type?
- Error (10170): HDL syntax errors in Quartus (HDL)
- Error opening .vcd file. No such file or directory
- Ternary operation not working with unary operation