Using opcodes in digital circuit design
I'm working on a circuit which performs basic operations such as addition and subtraction using logic gates.
Right now, it takes 3 inputs, two 4 bit numbers, and a 3 bit opcode which indicates what operation to perform.
It seems that a 3-8 decoder would be a good idea here. This is my mockup!
To give a little more context, here is what my adder circuit looks like (+). I designed it to take two 4 bit numbers X & Y:
However, what I am confused about is the fact that I have to feed in 4 inputs or 4 wires to each of the circuit that handles it's respective operations (+, -, =, etc). It appears to only connect one wire to the circuit I need to get to. I need to actually connect 8 wires, as I have to feed in the to 4 bit numbers.
UPDATE: I ended up using a MUX to select the output that I want.
An adder doesn't need an input to tell it to add, because that's all it does.
A 4-bit full adder should have
- 4 input signals for each operand, total 8
- A carry-in input signal if you are also using it for subtraction
- 5 output signals, the high-order one may be used to generate an overflow flag
Your decoder is a separate component from all the function generators. You could put a tristate buffer on each function generator to connect them to a common data bus, and then the decoder would generate the tristate enable signals. Otherwise, you probably don't need a decoder, but you might look at a multiplexer (mux) instead.
- Truth Table Generation
- D-type Flip Flop - Behavioral vs Gate-Level Modeling in Verilog, Timing of state transitions
- How can I implement the overflow flag in Logisim without having access to the second last carry?
- What's included in a Verilog always @* sensitivity list?
- Understanding the functioning of 'and' and 'or'
- Digital Logic - realizing full adder using NAND gates?
- How can w’xz + w’yz + x’yz’ + wxy’z be implemented with 4 NOR gates (+ inverters), given d = wyz
- Using One's Complement In Place of Directly Subtracting Two Binary Numbers
- Linear feedback shift register?
- Problem while implementing JK-Flip Flop in VHDL
- What does the double slash(transition 0 --> 1) mean in SRAM datasheet?
- Shifting in Verilog for multiplication
- Capturing the right posedge clock in Quartus waveform
- Boolean expression in SOP
- D-latch time diagram with preset and clear?
- Verilog Binary Coded Decimal Adder Not Outputting Correctly
- Do we use Gray Counter to avoid metastability in Asynch FIFO?
- How to simulate output delay using next_trigger() in SystemC?
- 2's complement std_logic_vector to unsigned number
- How to simplify sequential logic design by eliminating nested if-else statements
- I don't understand how to do this Lesson :'(
- If the PC register is simultaneously read and written, does its read data contain the previous data or the newly-written data?
- 8 bit carry lookahead adder error with SystemVerilog in Questasim using two 4 CLA's
- Time complexity in n bit array multiplication
- Delaying the clock by a fraction of the period
- Using opcodes in digital circuit design
- How to simplify circuits
- What is the output of a moore state machine?
- Design does not fit ispLEVER
- Implementation of 8:1 MUX using 3:8 decoders and 2 input gates