Design with MicroBlaze has more instantiated block-RAMs than device capacity. Consider targetting to a different part
I have a design which is using the Xilinx part: XC7A100T (FGG484ABX21), the environment: WIN10 19043.1348, VIVADO 2018.3. According to the datasheet: https://www.xilinx.com/content/dam/xilinx/support/documentation/selection-guides/cost-optimized-product-selection-guide.pdf#A7, XC7A100T should have 4,860 Kb (4860*1000/8/1024=593 KiB) BRAM, and I am using only 512 KiB of them.
The Memory Address Assignment is as follows:
VIVADO throws me the error when I try to do the synthesis:
What could be wrong? Thank you!
Solution
:) Thanks man @Pradyuman Bissa. Problem resolved. The GPIB FIFO uses nearly 50% of the BRAMs.
- How to define a module with a parameter in Verilog?
- Generate custom waveform in verilog
- Accessing Verilog genvar generated instances in simulation code
- Extend a value with ones in SystemVerilog
- reg qb; cannot be driven by primitives or continuous assignment
- "Invalid Module Instantiation" Error in Mealy sequence detector - Verilog
- Shift Register Design using Structural Verilog outputs X
- How to write a shift register in a recursive way
- Shift Registers Verilog
- Serial output shift register indetermination
- ShiftRegister Verilog HDL Output giving xxxxxxx
- Declaring variables in Verilog for loop
- Use of inout in task using fork-join_none
- How to initialize the queue of queue?
- Testing multiple configurations of parameterizable modules in a Verilog testbench
- How to reuse the genvar in Verilog?
- Function to convert logic vector into string
- A function that transforms an integer into a string so that it fits in a designated number of positions and then outputs it
- Can't see anything when accessing RAM contents in simulation
- Cannot load/store data from/in SRAM: read data is unknown
- Verilog to GDSII compiler (open-source)
- Output not updated as expected
- How to add all, except one file in iverilog command line instruction from a folder?
- Verilog module not being called
- Static vs. automatic tasks
- Xilinx Vivado 2023 IP block design issue: Unable to connect output of RTL module to AXI GPIO output that is connected to LED
- Why do I get a syntax error using the ternary operator with function calls?
- Constraint to randomize such a way that consecutive 2 bits are set to 1, other bits are 0 for 16-bit variable
- Verilog port mapping when a gate netlist module's vector ports instatantiated inside an rtl module have been split into each bit by P&R tool
- What is the best practice to handle invalid or illegal combinations of inputs in a verilog module?