Quartus-FPGA: Disable Path Optimization
module path1(out, in, w0, w1, w2, w3, w4, w5, w6, w7, w8, w9);
input in;
output out;
output w0, w1, w2, w3, w4, w5, w6, w7, w8, w9;
not(w0, in);
not(w1, w0);
not(w2, w1);
not(w3, w2);
not(w4, w3);
not(w5, w4);
not(w6, w5);
not(w7, w6);
not(w8, w7);
not(out, w8);
endmodule
Hello. I have a module like this. What it does is basically delaying the output. I want it to cause delay in my FPGA hardware.
But when I checked the RTL Viewer, I saw that Quartus optimized the path and it no longer works as I wanted. The output is directly connected to input instead of having 10 NOT gates between them. I assigned all wires as outputs but that didn't help as well.
I researched to disable optimizations and found some options in Fitter Settings. As you can see, I disabled optimization related things but it didn't work as well.
I have also tried implementing the path with LCEEL Primitives but that didn't cause any delay and even showed as nothing but a straight bus in the RTL Viewer.
What can I do to create such a path? Is it even possible to disable such optimization?
Today I finally got some expected results. Seems like the keyword
(* keep = 1 *) wire intermediateLine;
works to disable optimization.
- How to define a module with a parameter in Verilog?
- Generate custom waveform in verilog
- Accessing Verilog genvar generated instances in simulation code
- Extend a value with ones in SystemVerilog
- reg qb; cannot be driven by primitives or continuous assignment
- "Invalid Module Instantiation" Error in Mealy sequence detector - Verilog
- Shift Register Design using Structural Verilog outputs X
- How to write a shift register in a recursive way
- Shift Registers Verilog
- Serial output shift register indetermination
- ShiftRegister Verilog HDL Output giving xxxxxxx
- Declaring variables in Verilog for loop
- Use of inout in task using fork-join_none
- How to initialize the queue of queue?
- Testing multiple configurations of parameterizable modules in a Verilog testbench
- How to reuse the genvar in Verilog?
- Function to convert logic vector into string
- A function that transforms an integer into a string so that it fits in a designated number of positions and then outputs it
- Can't see anything when accessing RAM contents in simulation
- Cannot load/store data from/in SRAM: read data is unknown
- Verilog to GDSII compiler (open-source)
- Output not updated as expected
- How to add all, except one file in iverilog command line instruction from a folder?
- Verilog module not being called
- Static vs. automatic tasks
- Xilinx Vivado 2023 IP block design issue: Unable to connect output of RTL module to AXI GPIO output that is connected to LED
- Why do I get a syntax error using the ternary operator with function calls?
- Constraint to randomize such a way that consecutive 2 bits are set to 1, other bits are 0 for 16-bit variable
- Verilog port mapping when a gate netlist module's vector ports instatantiated inside an rtl module have been split into each bit by P&R tool
- What is the best practice to handle invalid or illegal combinations of inputs in a verilog module?