"logical root block and symbol is not supported in target" error in ISE Design Suite 14.7
I'm a total noob in ISE Design Suite 14.7 and I don't know a thing. I'm trying to make a SR latch (I know there is a SR latch in ISE but I want to create it myself to practice). the SR latch itself works fine but I get an error from Top_Module. here is the code for SR latch:
and the top module code and the error when I want to implement it:
It works fine when I change the top module to SRlatch.v and not the topmodule.v. what should I do? please don't say I have to search on google because I don't understand a thing.
Solution
I solved the problem. What I wrote was rudimentary and also wasn't well connected and it couldn't implement it. But I wanted to see the result by using ModelSim and it was fine with it and compiled it.
- Binary - BCD convertor works in sim, but does not work on FPGA
- NEC Infrared Transmission Protocol in C lanc on Xilinx
- Vitis HLS change of datatype makes variable unused
- Fifo initialization and data transmission in Vitis
- Declaring variables in Verilog for loop
- Yosys/nextpnr timing report for Lattice ECP5 FPGA?
- Mismatch between behavioral simulation and post-synthesis functional simulation in vivado
- Why am I not able to write to/read from custom AXI lite peripheral's registers
- Where to force xilinx ISE to use block-rams?
- SystemVerilog inheritance, aggregated classes and parent function call
- When should I use a function over a procedure?
- How to program Lattice iCE40 ultra with a microcontroller
- How to test PS/2 device
- VHDL Hierarchical Reference within/to Generate Statement(s)
- Is it possible to tie ports high always high outside of top module?
- Vivado Error: [DRC MDRV-1] Multiple Driver Nets
- How to initialize contents of inferred Block RAM (BRAM) in Verilog
- PCIe BAR access
- IO placement is infeasible error in Vivado
- Verilog module always going to default case when assigning value to input
- Can SYSCLK be included in FPGA Xilinx vivado testbenches?
- Quartus-FPGA: Disable Path Optimization
- VHDL 10^x LUT With-Select
- How to initialize coefficients of a large digital filter in Verilog?
- Yosys optimizes away ring oscillator on ice40 FPGA
- how to add python in xilinx vitis
- Determine if a module in SystemVerilog is synthesizable
- Verilog: mapping an memory array
- pci_enable_device() fails after remove/rescan
- Is it possible to restrict UDP packets being sent to an FPGA to a single host?